
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U15905EJ2V1UD
200
Figure 5-11. Separate Bus Write Timing (Bus Size: 16 Bits, 16-Bit Access)
T1
A1
11
00
11
A2
A3
T2
T1
TW
T2
T1
T2
D3
D2
Programmable
wait
External
wait
D1
CLKOUT
A23 to A0
CS3 to CS0
WAIT
AD15 to AD0
WR1, WR0
01
10
8-bit access
AD15 to AD8
AD7 to AD0
Odd address
Active
Undefined
Even address
Undefined
Active
Remark
The broken lines indicate high impedance.
Figure 5-12. Separate Bus Write Timing (Bus Size: 8 Bits)
T1
A1
A2
A3
T2
T1
TW
T2
T1
T2
D3
D2
Programmable
wait
External
wait
D1
CLKOUT
A23 to A0
CS3 to CS0
WAIT
AD7 to AD0
WR1, WR0
11
10
11
Remark
The broken lines indicate high impedance.